

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

10/539335

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
15 July 2004 (15.07.2004)

PCT

(10) International Publication Number  
WO 2004/059703 A1

(51) International Patent Classification<sup>7</sup>: H01L 21/00,  
21/44, 21/84, 21/8238, 29/00, 29/04

(21) International Application Number:  
PCT/US2002/040868

(22) International Filing Date:  
19 December 2002 (19.12.2002)

(25) Filing Language: English

(26) Publication Language: English

(71) Applicant (for all designated States except US): INTER-  
NATIONAL BUSINESS MACHINES CORPORA-  
TION [US/US]; New Orchard Road, Armonk, NY 10504  
(US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): BREITWISCH,  
Matthew [US/US]; 13 Woods End Drive, Essex Junction,  
VT 05452 (US). NOWAK, Edward, J. [US/US]; 8 Win-  
dridge Road, Essex Junction, VT 05452 (US).

(74) Agent: WARNICK, Spencer, K.; Hoffman, Warnick &  
D'Alessandro LLC, Three E-Comm Square, Albany, NY  
12207 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU,  
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,  
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,  
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,  
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,  
MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG,  
SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VN,  
YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM,  
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),  
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),  
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,  
ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SI, SK,  
TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ,  
GW, ML, MR, NE, SN, TD, TG).

Declaration under Rule 4.17:


— of inventorship (Rule 4.17(iv)) for US only

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guid-  
ance Notes on Codes and Abbreviations" appearing at the begin-  
ning of each regular issue of the PCT Gazette.

(54) Title: FINFET SRAM CELL USING INVERTED FINFET THIN FILM TRANSISTORS



(57) Abstract: An integrated circuit, such as a SRAM cell (130), including an inverted FinFET transistor (P2) and a FinFET transis-  
tor (N3). The inverted FinFET transistor includes a first gate region (108) formed by semiconductor structure (100) on a substrate,  
a first body region comprised of a semiconductor layer (104), having a first channel region (112) disposed on the first gate region  
and a source (110) and drain (114) formed on either side of the first channel region. The FinFET transistor (N3) is coupled to the  
inverted FinFET transistor, and includes a second body region formed by the semiconductor structure (102), having a second channel  
region (118) and a source (116) and drain (120) formed on either side of the second channel region, and a second gate region (122)  
comprised of the semiconductor layer, disposed on the second channel region.

WO 2004/059703 A1

## **FINFET SRAM CELL USING INVERTED FINFET THIN FILM TRANSISTORS**

### **TECHNICAL FIELD**

**[0001]** The present invention relates in general to integrated circuits. More particularly, the present invention is directed to an inverted FinFET thin film transistor, and a static random access memory (SRAM) cell that is formed using inverted FinFET thin film transistors.

### **BACKGROUND ART**

**[0002]** One important characteristic of a SRAM cell is the surface area required to form the cell on an integrated circuit chip. By reducing the size of the SRAM cell, a higher density SRAM can be fabricated. Although many techniques have been successfully employed to provide higher density SRAMs, the demand for higher and higher density SRAMs continues unabated. Accordingly, there is a continuous need to produce ever smaller SRAM cells.

### **DISCLOSURE OF THE INVENTION**

**[0003]** The present invention provides an inverted FinFET thin film transistor, and a static random access memory (SRAM) cell that is formed using inverted FinFET thin film transistors. The SRAM cell has a simplified layout and a substantially reduced surface area, thereby allowing a higher density SRAM to be produced.

**[0004]** A first aspect of the invention provides an integrated circuit including a first transistor, comprising: a first gate region comprised of a semiconductor structure on a substrate; a first body region comprised of a semiconductor layer, having a first channel region disposed on the first gate region and a source and drain formed on either side of the

first channel region; and a second transistor coupled to the first transistor, comprising: a second body region comprised of the semiconductor structure, having a second channel region and a source and drain formed on either side of the second channel region; and a second gate region comprised of the semiconductor layer, disposed on the second channel region.

5 [0005] A second aspect of the invention provides an integrated circuit, comprising: first and second transistors; and a single semiconductor layer that forms a source, drain, and channel of the first transistor and a gate of the second transistor.

10 [0006] A third aspect of the invention provides an integrated circuit, comprising: a semiconductor fin; an inverted FinFET transistor, wherein the fin forms a gate of the inverted FinFET transistor; and a first FinFET transistor, wherein the fin forms a source, drain, and channel of the first FinFET transistor and wherein the gate of the inverted FinFET transistor is connected to the drain of the first FinFET transistor.

15 [0007] A fourth aspect of the present invention provides a method, comprising: providing a semiconductor fin on a substrate, wherein a portion of the fin forms a gate region of an inverted FinFET transistor and a body region of a FinFET transistor; applying a semiconductor layer over the gate region of the inverted FinFET transistor and the body region of the FinFET transistor, wherein the semiconductor layer forms a source, drain and channel of the inverted FinFET transistor and a gate region of the FinFET transistor; and  
20 doping the semiconductor layer with a first dopant type to form the source, drain and channel of the inverted FinFET transistor and a second dopant type to form the gate region of the FinFET transistor.

25 [0008] A fifth aspect of the present invention provides a six device SRAM cell, comprising: a pair of cross-coupled inverters, each inverter including a pull-up inverted FinFET transistor and a pull-down FinFET transistor; and a pair of coupling FinFET transistors for respectively coupling the cross-coupled inverters to a bitline or a complement of the bitline.

30 [0009] The exemplary aspects of the present invention are designed to solve the problems herein described and other problems not discussed, which are discoverable by a skilled artisan.

**BRIEF DESCRIPTION OF THE DRAWINGS**

[0010] These and other features of this invention will be more readily understood from the following detailed description of the various aspects of the invention taken in conjunction with the accompanying drawings in which:

[0011] FIG. 1 is a cross-sectional view of a conventional FinFET thin film transistor.

[0012] FIG. 2 is a plan view of the FinFET transistor of FIG. 1.

[0013] FIG. 3 is a cross-sectional view of an inverted FinFET thin film transistor in accordance with the present invention.

[0014] FIG. 4 is a plan view of an inverted FinFET thin film transistor in accordance with the present invention.

[0015] FIG. 5 is a detailed cross-sectional view of a p-channel inverted FinFET thin film transistor in accordance with the present invention.

[0016] FIG. 6 is a cross-sectional view of a fin underpass in accordance with the present invention.

[0017] FIG. 7 is a schematic diagram of a conventional six-transistor SRAM cell.

[0018] FIG 8 is a perspective view of the transistors P2, N1, and N3 of the six-transistor SRAM cell illustrated in FIG. 7, formed in accordance with the present invention.

[0019] FIG. 9 is a schematic diagram of a six-transistor SRAM cell formed in accordance with the present invention.

[0020] FIGS. 10-26 illustrate the process flow for forming a p-channel inverted FinFET transistor (P-IFinFET), fin underpass (UP), n-channel FinFET transistor (FinFET) and fin-based buried contact (BC) in accordance with the present invention.

[0021] FIG. 27 depicts a layout of a SRAM cell produced in accordance with the present invention.

[0022] It should be noted that the drawings are merely schematic representations, not intended to portray specific parameters of the invention. The drawings are intended to depict only typical aspects of the invention, and therefore should not be considered as limiting the scope of the invention. In the drawings, like numbering represents like elements.

## BEST MODE FOR CARRYING OUT THE INVENTION

[0023] The present invention addresses the above-mentioned problems, as well as others, by providing an inverted FinFET thin film transistor, and a static random access memory (SRAM) cell that is formed using inverted FinFET thin film transistors.

[0024] A cross-sectional view of a conventional FinFET thin film transistor 10 is illustrated in FIG. 1. A plan view of the FinFET transistor 10 is illustrated in FIG. 2. In this example, the FinFET transistor 10 is formed on an insulating layer 12 (e.g., a layer of SiO<sub>2</sub>). The FinFET transistor 10 comprises a fin 14, typically formed of silicon or other suitable semiconductor material, and a gate 16, formed of polysilicon or other suitable conductive material, running over the fin 14. A channel 18 is formed in the portion of the fin 14 that extends under the gate 16. As shown in FIG. 2, the source 20 and drain 22 of the FinFET transistor 10 are located at opposing ends of the fin 14. The benefits provided by such a FinFET transistor 10 include, for example, smaller size, reduced power consumption, and faster switching times due to the "double gate" structure surrounding the channel 18.

[0025] A cross-sectional view of an inverted FinFET thin film transistor 30 in accordance with the present invention is illustrated in FIG. 3. A plan view of the inverted FinFET transistor 30 is illustrated in FIG. 4. As shown, in the inverted FinFET transistor 30, a fin 32, typically formed of silicon or other suitable semiconductor material, acts as the gate 34 of the transistor, rather than as the body, source and drain, as would be the case for a typical FinFET transistor (e.g., see FIGS. 1-2). A layer 36, formed of polysilicon or other suitable semi-conductive material, crosses the fin 32 and forms the channel 38, source 40, and drain 42 of the inverted FinFET 30 transistor, rather than the gate, as would be the case for a typical FinFET transistor (e.g., see FIGS. 1-2). Other semiconductor and conductive materials, known to one skilled in the art, may be used to form the fin 32 and layer 36.

[0026] A more detailed view of a p-channel inverted FinFET transistor 50 in accordance of the present invention is shown in FIG. 5. In this example, the p-channel inverted FinFET transistor 50 includes an n<sup>+</sup> doped silicon fin 52 that acts as the gate 54 of the transistor 50. The gate 54 is covered by a layer 56 of a gate insulator (e.g., SiO<sub>2</sub>). A layer 58 of polysilicon crosses the fin 52 and forms the body region 60 of the transistor 50. The body region 60 includes a p<sup>+</sup> doped source 62, p<sup>+</sup> doped drain 64, and channel 72 of the

transistor 50. The channel 72 includes lightly p doped areas on either side of the gate 54 and below spacers 68, which are formed on the sides of the transistor 50, and may comprise, for example,  $\text{SiO}_2$ ,  $\text{Si}_3\text{N}_4$ , etc. The p+ doped source 62 and drain 64, and a p+ doped region 70 of the body region 60 located over the gate 54, supply the channel 72 with p-type carriers. As will be presented in greater detail below, the p-channel inverted FinFET transistor 50, the operation of which may be slightly degraded because of the polycrystalline silicon which comprises channel 72, is useful as the pull-up device in a SRAM cell. The use of such a p-channel inverted FinFET transistor 50, along with the fin underpass 80 described below with regard to FIG. 6, significantly reduces the layout (i.e., surface) area of a SRAM cell compared to a SRAM cell designed using conventional CMOS techniques.

[0027] As illustrated in FIG. 6, the fin underpass 80 has a structure similar to that of the p-channel inverted FinFET transistor 50 described above. For example, the fin underpass 80 includes an n+ doped silicon fin 82 that is covered by an insulating layer 84 of a gate insulator such as  $\text{SiO}_2$ . Unlike the p-channel inverted FinFET transistor 50, however, the layer of polysilicon 86 running over the fin 82 is n+ doped. As such, the n+ doped polysilicon layer 86 passes over, and is insulated from, the n+ doped fin 82 by the insulating layer 84.

[0028] A schematic diagram of a conventional six-transistor SRAM cell 90 is illustrated in FIG. 7. As known in the art, the SRAM cell 90 includes a pair of cross-coupled inverters 92, 94 to store a data bit state, and a pair of n-channel coupling transistors N1, N2 to read and write a data bit between the cross-coupled inverters 92, 94 and the bitlines BL, BL (BAR). The inverter 92 includes a p-channel pull-up transistor P1 and a n-channel pull-down transistor N3. Similarly, the inverter 94 includes a p-channel pull-up transistor P2 and a n-channel pull-down transistor N4. The operation of such a SRAM cell 90 is well known and will not be presented in detail. When such a six-transistor SRAM cell is produced, for example, using an industry standard 100nm node (see, e.g., Brighten et al, "Integration of High Performance, Low Leakage and Mixed Signal Features into a 100 nm CMOS Technology," 2002 Symposium on VLSI Technology, Digest of Technical papers P62-3, June 2002), the resultant standard SRAM cell size is approximately  $1.26\mu\text{m}^2$ . By using the processes of the present invention, however, a SRAM cell can be produced that is

approximately 65% of the size of a standard SRAM cell produced using an industry standard 100 nm node.

[0029] The formation of the transistors P2, N1, and N3 (FIG. 7), using a p-channel inverted FinFET transistor in accordance with the present invention, and two n-channel FinFET transistors, respectively, is illustrated in FIG. 8. The process flow for forming the inverted FinFET transistor and FinFET transistor, as well as a fin underpass and a fin-based buried contact, will be presented in detail below.

[0030] As shown in FIG. 8, silicon fins 100, 102 are formed in the same process step on a substrate. The silicon fins 100, 102 may comprise separate fins, or may comprise different portions of the same fin. A layer 104 of polysilicon extends between, and passes over the sides and tops of, the fins 100 and 102. A layer 106 of polysilicon, formed in the same process step as the layer 104 of polysilicon, passes over the sides and top of the fin 100.

[0031] To form the p-channel inverted FinFET transistor P2, a portion of the silicon fin 100 is n<sup>+</sup> doped to produce the gate 108 of P2, while a portion of the layer 104 of polysilicon is p<sup>+</sup> doped to form a body region including the source 110, channel 112, and drain 114 of P2. The channel 112 of P2 passes over the gate 108. The source 110 and drain 114 of P2 are located on either side of the gate 108 and are connected by the channel 112.

[0032] The body region of the n-channel FinFET transistor N3, including the source 116, channel 118, and drain 120, is formed using a lightly doped portion of the fin 102. The gate 122 of N3 is formed using a n<sup>+</sup> doped portion of the polysilicon layer 104. Thus, the polysilicon layer 104 is used to form the gate 122 of N3 and the source 110, channel 112, and drain 114 of P2. Further, the polysilicon layer 104 connects the gate 122 of N3 to the drain 114 of P2. A self-aligned metal silicide (not shown), such as CoSi<sub>2</sub>, can be used to bridge the n<sup>+</sup> to p<sup>+</sup> junction in the polysilicon layer 104 to ensure good electrical conductivity from gate 122 to drain 114.

[0033] The body region of the n-channel FinFET transistor N1, including the drain 124, channel 126, and source 128, is formed using a lightly doped portion of the fin 100. The gate 129 of N1 is formed using a n<sup>+</sup> doped portion of the layer 106 of polysilicon. Thus, the fin 100 is used to form the gate 108 of P2 and the drain 124, channel 126, and source 128 of N1. Further, the fin 100 connects the gate 108 of P2 to the drain 124 of N1.

[0034] A six-transistor SRAM cell 130 formed in accordance with the present

invention is illustrated in FIG. 9. The SRAM cell 130 operates in a convention manner. The SRAM cell 130 is formed using two p-channel inverted FinFET transistors P1, P2, four n-channel FinFET transistors N1, N2, N3, and N4, two fin underpasses UP1, UP2, and five fin-based buried contacts BC1, BC2, BC3, BC4, and BC5. In the SRAM cell 130, the underpass UP1 allows the conductive path between the drain of N1 and BC1 to insulatively pass under the conductive path between BC3 and BC5. Similarly, the underpass UP2 allows the conductive path between BC5 and BC2 to insulatively pass under the conductive path between BC1 and BC4. By using this unique combination of structures, the layout of the SRAM cell 130 is simplified, and the size of the SRAM cell 130 is significantly reduced compared to a standard SRAM cell with similar minimum feature sizes produced using known techniques. Before presenting the layout of the SRAM cell 130 of the present invention, an exemplary process flow for producing a p-channel inverted FinFET transistor, n-channel FinFET transistor, fin underpass, and fin-based buried contact in accordance with the present invention will be described with regard to FIGS. 10-26.

**[0035]** In the following exemplary description of the process flow for producing a p-channel inverted FinFET transistor, n-channel FinFET transistor, fin underpass, and fin-based buried contact, numerous masking, patterning, etching, stripping, growing, depositing, and implanting steps are described in general terms. It should be noted that although the specific details required to perform these steps have been omitted for brevity and clarity, these details are nonetheless well known to those skilled in the art of semiconducting processing. It should also be noted that alternate materials known to those skilled in the art may exist for each of the materials used in the formation of the p-channel inverted FinFET transistor, n-channel FinFET transistor, fin underpass, and fin-based buried contact. Further, although described below for use in a SRAM cell, the p-channel inverted FinFET transistor, n-channel FinFET transistor, fin underpass, and fin-based buried contact may also be used individually or in other combinations in other semiconductor devices. The doping of these structure may also vary. For example, a n-channel inverted FinFET transistor may be formed by using p-type doping in place of n-type doping and vice-versa.

**[0036]** Initially, as shown in FIG. 10, a layer 142 of SiO<sub>2</sub> and a masking layer 144 of Si<sub>3</sub>N<sub>4</sub> are formed on a silicon-on-insulator (SOI) wafer 140. The SOI wafer 140 comprises a silicon substrate 146, a buried oxide (BOX) layer 148, and a layer of silicon 150



approximately 30nm to 170nm thick. The  $\text{Si}_3\text{N}_4$  layer is patterned and etched to provide  $\text{Si}_3\text{N}_4$  shapes 152 that are approximately 5nm to 30nm wide.

[0037] Using the  $\text{Si}_3\text{N}_4$  shapes 152 as a mask, the  $\text{SiO}_2$  layer 142 is patterned and etched to form  $\text{SiO}_2$  shapes 154 as shown in FIG. 11. The  $\text{SiO}_2$  layer 142 is first etched using an anisotropic etch. This is followed by an isotropic oxide etch to adjust the final width of the  $\text{SiO}_2$  shapes 154.

[0038] In FIG. 12, after stripping the  $\text{Si}_3\text{N}_4$  shapes 152, the  $\text{SiO}_2$  shapes 154 are used as a mask during an anisotropic etch of the silicon layer 150. The etching stops at the surface of the BOX layer 148. The resultant silicon fins 156A, 156B, 156C, and 156D, having a width of approximately 1nm to 30nm, are used to form the fin portions of a p-channel inverted FinFET transistor (P-IFinFET), a fin underpass (UP), a n-channel FinFET transistor (FinFET) and a fin-based buried contact (BC). A layer 158 of sacrificial  $\text{SiO}_2$ , approximately 1.5nm to 6nm thick, is then grown on the sides of the silicon fins 156A-D. The layer 158 of sacrificial  $\text{SiO}_2$  protects the silicon fins 156A prior to, and during, a subsequent implantation step.

[0039] A photoresist mask layer 160 is then applied and patterned to selectively expose the fins 156A, 156B, and 156D as illustrated in FIG. 13. The fin 156C remains covered by the mask layer 160. An n-type dopant 161, such as phosphorus or arsenic, is then implanted via ion implantation into the exposed fins 156A, 156B, and 156D. The fin 156C remains undoped because of the remaining mask layer 160. After implantation, the remaining mask layer 160 and the sacrificial  $\text{SiO}_2$  layer 158 are stripped away. A layer 162 of gate insulator, such as  $\text{SiO}_2$ , is then grown/deposited on the fins 156A, 156B, 156C, and 156D as illustrated in FIG. 14. A layer 164 of undoped polysilicon is then deposited to a thickness of approximately 10nm to 75nm. The thickness of the undoped polysilicon layer 164 is less than the combined thicknesses of the silicon layer 150 and the  $\text{SiO}_2$  layer 142 (FIG. 10). A layer 166 of a spacer material, such as  $\text{SiO}_2$ , approximately 5nm to 75nm thick, is then deposited on the undoped polysilicon layer 164. As illustrated in FIG. 15, the spacer layer 166 is then anisotropically etched to form sidewall spacers 168 on the undoped polysilicon layer 164. At this point in the process, the fins 156A, 156B, and 156D are n<sup>+</sup> doped, while the fin 156C is undoped.

[0040] In FIG. 16, a photoresist mask layer 170 is applied and patterned to selectively

mask off the P-IFinFET region around the fin 156A where the p-channel inverted FinFET transistor is to be formed. The exposed sidewall spacers 168 next to the fins 156B, 156C, and 156D are then isotropically etched away. Thereafter, as shown in FIG. 17, all regions except for the BC region are selectively masked off with a BC photoresist mask 172. The polysilicon layer 164 in the exposed BC region is then etched away and the exposed layer 162 of gate oxide on the sides of the fin 156D is stripped away. After the mask 172 has been stripped away, a thin film 174 of undoped polysilicon is deposited as shown in FIG. 18. The polysilicon layer 174 is selectively etched back with a mask (not shown) selectively covering the other structures until the sidewall spacers 168 next to the fin 156A are exposed.

[0041] The next step in the process is illustrated in FIG. 19. In particular, a photoresist mask layer 176 is deposited and patterned to cover the P-IFinFET, UP, FinFET and BC regions. The unmasked areas of the polysilicon layers 164, 174 are then etched away. The mask layer 176 is then stripped away as shown in FIG. 20. A top view corresponding to FIG. 20 is provided in FIG. 21. At this point in the process, fins 156A, 156B, and 156D are all n<sup>+</sup> doped, fin 156C is undoped, and polysilicon layers 164, 174 are undoped.

[0042] As shown in FIG. 22, a n-implant photoresist mask layer 178 is deposited and patterned to selectively cover the P-IFinFET region. An n-type dopant 180, such as phosphorus or arsenic, is then implanted via ion implantation into the undoped polysilicon layers 164, 174, of the UP, FinFET and BC regions. After implantation, the mask layer 178 is stripped away.

[0043] A top view corresponding to FIG. 22 is provided in FIG. 23. At this point in the process, fins 156A, 156B, and 156D are n<sup>+</sup> doped, fin 156C is lightly n doped, the polysilicon layers 164, 174 of the UP, FinFET and BC regions are n<sup>+</sup> doped, and the polysilicon layer 164 in the P-IFinFET region remains undoped. The formation of the UP, FinFET, and BC used in the SRAM cell 130 of the present invention is now complete.

[0044] As shown in FIG. 24, a p-implant photoresist mask layer 182 is then deposited and patterned to selectively cover the UP, FinFET and BC regions. A p-type dopant 184, such as boron, is then implanted via ion implantation into the undoped polysilicon layer 164 of the P-IFinFET region. After implantation, the mask layer 182 is stripped away as shown in FIG. 25. At this point in the process, fins 156A, 156B, and 156D

are n<sup>+</sup> doped, fin 156C is lightly n doped, the polysilicon layers 164, 174 in the UP, FinFET and BC regions are n<sup>+</sup> doped, and the polysilicon layer 164 in the P-IFinFET region is p<sup>+</sup> doped (lightly doped under the sidewall spacers 168). A light oxidation (approximately 1nm to 6nm thick) follows. A top view corresponding to FIG. 25 is provided in FIG. 26. Spacers, selective silicon, source/drain and gate contacts are then applied (not shown) as per conventional FinFET processing.

[0045] FIG. 27 depicts a layout 200 of an SRAM cell 130 (see, e.g., FIG. 9) produced in accordance with the present invention. The layout of the SRAM cell 130 includes two p-channel inverted FinFET transistors P1, P2, four n-channel FinFET transistors N1, N2, N3, and N4, two fin underpasses UP1, UP2, and five fin-based buried contacts BC1, BC2, BC3, BC4, and BC5, each formed in accordance with the process flow detailed in FIGS. 10-26. The silicon fins (e.g., fins 100, 102, FIG. 8 and fins 156 A-D, FIG. 26) are labeled as "FIN" in FIG. 27. The polysilicon layers (e.g., polysilicon layers 104, 106, FIG. 8 and polysilicon layers 164, 174) are labeled as "POLY" in FIG. 27. The layout 200 produced in accordance with the present invention is simpler and more compact than a SRAM cell designed using known CMOS techniques.

[0046] The foregoing description of various aspects of the invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed, and obviously, many modifications and variations are possible. Such modifications and variations that may be apparent to a person skilled in the art are intended to be included within the scope of the invention as defined by the accompanying claims.

## INDUSTRIAL APPLICABILITY

The invention is useful for integrated circuit processing, and more particularly for producing an inverted FinFET thin film transistor, and for producing denser static random access memory (SRAM) using inverted FinFET thin film transistors.

## CLAIMS

1. An integrated circuit, comprising;

a first transistor (P2), comprising:

5 a first gate region (108) comprised of a semiconductor structure (100) on a substrate; and

a first body region comprised of a semiconductor layer (104), having a first channel region (112) disposed on the first gate region and a source (110) and drain (114) formed on either side of the first channel region;

10 and

a second transistor (N3) coupled to the first transistor, comprising:

a second body region comprised of the semiconductor structure (102), having a second channel region (118) and a source (116) and drain (120) formed on either side of the second channel region; and

15 a second gate region (122) comprised of the semiconductor layer (104), disposed on the second channel region.

2. The integrated circuit of claim 1, wherein the semiconductor structure (100, 102) comprises a silicon fin.

20 3. The integrated circuit of claim 2, wherein the first transistor (P2) comprises an inverted FinFET transistor, and wherein the second transistor (N3) comprises a FinFET transistor.

4. The integrated circuit of claim 1, wherein the drain (114) of the first transistor (P2) is  
25 connected to the gate (122) of the second transistor (N3) by the semiconductor layer (104).

5. The integrated circuit of claim 1, further comprising a third transistor (N1), wherein the third transistor comprises:

30 a third body region comprised of the semiconductor structure (100), having a third channel region (126) and a source (128) and drain (124) formed on either side of the third channel region; and

a third gate region (129) comprised of the semiconductor layer (106), disposed on the third channel region.

5 6. The integrated circuit of claim 5, wherein the gate (108) of the first transistor (P2) is connected to the drain (124) of the third transistor (N1) by the semiconductor structure (100).

7. The integrated circuit of claim 5, wherein the first transistor (P2) comprises an inverted FinFET transistor, and wherein the second and third transistors (N3, N1) comprise a FinFET transistor.

10 8. The integrated circuit of claim 1, further comprising an underpass (80), wherein the underpass allows a portion of the semiconductor structure (82) having a first doping type to insulatively pass under a portion of the semiconductor layer (86) having the first doping type.

15 9. The integrated circuit of claim 1, wherein the first transistor (P2) comprises a pull-up transistor of a SRAM cell (130), and wherein the second transistor (N3) comprises a pull-down transistor of the SRAM cell.

10. An integrated circuit, comprising:

first and second transistors (P2, N3); and

a single semiconductor layer (104) that forms a source (110), drain (114), and channel (112) of the first transistor and a gate (122) of the second transistor.

5

11. The integrated circuit according to claim 10, wherein the drain (114) of the first transistor (P2) is connected to the gate (122) of the second transistor (N3).

10

12. The integrated circuit according to claim 10, further comprising a third transistor (N1), wherein a single semiconductor structure (100) forms a gate (108) of the first transistor (P2) and a source (128), drain (124), and channel (126) of the third transistor.

15

13. The integrated circuit according to claim 12, wherein the gate (108) of the first transistor (P2) is connected to the drain (124) of the third transistor (N1).

14. The integrated circuit of claim 10, wherein the first transistor (P2) comprises an inverted FinFET transistor, and wherein the second transistor (N3) comprises a FinFET transistor.

20

15. The integrated circuit of claim 14, wherein the semiconductor layer (104) comprises polysilicon.

25

16. The integrated circuit of claim 10, wherein the first transistor (P2) comprises a pull-up transistor of a SRAM cell (130), and wherein the second transistor (N3) comprises a pull-down transistor of the SRAM cell.

17. An integrated circuit, comprising:

a semiconductor fin (100);

an inverted FinFET transistor (P2), wherein the fin forms a gate (108) of the inverted FinFET transistor; and

5 a first FinFET transistor (N1), wherein the fin forms a source (128), drain (124), and channel (126) of the FinFET transistor and wherein the gate of the inverted FinFET transistor is connected to the drain of the first FinFET transistor.

18. The integrated circuit according to claim 17, further comprising:

10 a second FinFET transistor (N3); and

a semiconductor layer (104), wherein the semiconductor layer forms a source (110), drain (114), and channel (112) of the inverted FinFET transistor and a gate (122) of the second FinFET transistor, and wherein the drain of the inverted FinFET transistor is connected to the gate of the second FinFET transistor.

15

19. The integrated circuit of claim 18, wherein the inverted FinFET transistor (P2) comprises a pull-up transistor of a SRAM cell (130), and wherein the second FinFET transistor (N3) comprises a pull-down transistor of the SRAM cell.

20. A method, comprising;

providing a semiconductor fin (100, 102) on a substrate, wherein a portion of the fin forms a gate (108) of an inverted FinFET transistor (P2) and a body region of a FinFET transistor (N3);

5       applying a semiconductor layer (104) over the gate of the inverted FinFET transistor and the body region of the FinFET transistor, wherein the semiconductor layer forms a source (110), drain (114), and channel (112) of the inverted FinFET transistor and a gate (122) of the FinFET transistor; and

10       doping the semiconductor layer with a first dopant type to form the source, drain, and channel of the inverted FinFET transistor and a second dopant type to form the gate region of the FinFET transistor.

21. The method of claim 20, wherein the drain (114) of the inverted FinFET transistor (P2) is connected to the gate (122) of the FinFET transistor (N3).

15       22. The method of claim 20, wherein the inverted FinFET transistor (P2) comprises a pull-up transistor of a SRAM cell (130), and wherein the second FinFET transistor (N3) comprises a pull-down transistor of the SRAM cell.





23. A six device SRAM cell (130), comprising:

a pair of cross-coupled inverters (92, 94), each inverter including a pull-up inverted FinFET transistor (P1, P2) and a pull-down FinFET transistor (N3, N4); and

a pair of coupling FinFET transistors (N1, N2) for respectively coupling the cross-coupled inverters to a bitline (BL) or a complement of the bitline (BL(BAR)).

24. The SRAM cell according to claim 23, wherein the pull-down inverted FinFET transistors (P1, P2) are p-channel, and wherein the pull-down FinFET transistors and the coupling FinFET transistors (N3, N4) are n-channel.

1/12

**FIG. 1****FIG. 2**

2/12

FIG. 3





FIG. 4



3/12

FIG. 5





FIG. 6



4/12

FIG. 7






FIG. 8



5/12

FIG. 9



6/12

FIG. 10




FIG. 11








FIG. 12






7/12




**FIG. 13****FIG. 14****FIG. 15**



8/12

**FIG. 16****FIG. 17****FIG. 18**

9/12

**FIG. 19****FIG. 20****FIG. 21**

10/12

FIG. 22





FIG. 23



11/12

FIG. 24




FIG. 25





FIG. 26





# INTERNATIONAL SEARCH REPORT

International application No.

PCT/US02/40868

## A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H01L 21/00, 21/44, 21/84, 21/8238, 29/00, 29/94

US CL : 438/151, 217, 231, 232, 283, 574, 576, 578, 582; 257/332, 401, 607, 611, 618, 620, 623

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 438/151, 217, 231, 232, 283, 574, 576, 578, 582; 257/332, 401, 607, 611, 618, 620, 623

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched  
NONE

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)  
USPTO APS EAST

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A,B	US 6,525,403 B2 (INABA et al) 25 February 2003 (25.02.2003), see entire document.	1-24
A	US 6,475,890 B1 (YU) 05 November 2002 (05.11.2002), see entire document.	1-24
A	US 6,413,802 B1 (HU et al) 02 July 2002 (02.07.2002), see entire document.	1-24
A	US 6,300,182 B1 (YU) 09 October 2001 (09.11.2001), see entire document.	1-24

☐

Further documents are listed in the continuation of Box C.

☐

See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T"

later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X"

document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y"

document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&"

document member of the same patent family

Date of the actual completion of the international search

14 April 2003 (14.04.2003)

Date of mailing of the international search report

09 JUL 2003

Name and mailing address of the ISA/US

Commissioner of Patents and Trademarks  
Box PCT  
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

RENZO ROCCHIGIANI

Telephone No. (703) 308-1323

*Renzo Rocchigiani*